IPv4 Module HDL Test Bench Instructions

# Requirements:

Software:

* Vivado v. 2016.4
* File comparison tool (Windiff, Winmerge, fc.exe)

Project Files:

* IPv4\_HDL\_Test\_Benches.xpr.zip

# Inputs:

* IPv4\_Rx\_Test\_Suite.txt
  + Input file for all IPv4 receiver test cases
* IPv4\_Tx\_Test\_Suite.txt
  + Input file for all IPv4 transmitter test cases
* IPv4\_Rx\_Test\_Suite\_CORRECT.txt
  + Comparison file to determine pass/fail of simulation of IPv4 Receiver module
* IPv4\_Tx\_Test\_Suite\_CORRECT.txt
  + Comparison file to determine pass/fail of simulation of IPv4 Transmitter module

# Outputs:

**Note: All output files are in the current simulation folder (e.g. IPv4 Test Benches\IPv4 Test Benches.sim\sim\_1\synth\timing)**

* IPv4\_Rx\_Test\_Suite\_output.txt
  + Output file for comparison to determine pass/fail of simulation of IPv4 Receiver module
* IPv4\_Tx\_Test\_Suite\_output.txt
  + Output file for comparison to determine pass/fail of simulation of IPv4 Transmitter module
* [Test Bench Name]\_[simulation type].wdb
  + Saved waveform of simulation for reference

# Procedure:

**Note: Synthesis must be run to perform post-synthesis simulations when the top module is changed.**

## Setup:

1. Place “IPv4\_HDL\_Test\_Benches.xpr.zip” in appropriate sandbox area.
2. Extract project directory from .zip file utilizing your choice of compression software.
3. Open project file in Vivado 2016.4 by either double-clicking the project file or locating the Open Project prompt in Vivado and navigating to the project folder.

## IP\_RX Module Test Bench:

1. In the Sources tab in Vivado locate the Design Sources in the Hierarchy view.
2. Right click the “ip\_rx - normal” design source and choose “Set as Top”.
3. Locate the Simulation Sources in the Hierarchy view.
4. Right click the “IP\_RX\_TB\_POST\_SYNTH - Behavioral” simulation source and choose “Set as Top”.
5. In the Flow Navigator panel choose Run Simulation.
   1. To perform a behavioral simulation choose “Run Behavioral Simulation”
   2. To perform a post synthesis functional simulation choose “Run Post-Synthesis Functional Simulation”
   3. To perform a post synthesis timing simulation choose “Run Post-Synthesis Timing Simulation”

**Note: This test bench can only perform behavioral and post-synthesis simulations due to the inability to implement designs using File IO**

1. When the waveform simulation window appears in Vivado run the simulation for a further 85000 ns to ensure full test suite is run.
2. Perform analysis of results:
   1. To determine if the output is correct run a file comparison with a difference check tool on the output file and the expected output “CORRECT” file. Both of these files can be found in the current simulation folder. There should be no differences for a passing result, differences regarding empty lines at the end of either file are acceptable.
   2. To analyze the error checking review the wave form. The data\_out\_err line should be high during test cases 3 and 7.
      1. To analyze the waveform after a simulation has been performed but the waveform window closed, in Vivado choose “Flow -> Open Static Simulation”, locate the .wdb file in the simulation folder, then click and drag “IP\_RX\_TB\_POST\_SYNTH” from the Scope window to the Waveform window to see the waveforms.

## IP\_TX Module Test Bench:

1. In the Sources tab in Vivado locate the Design Sources in the Hierarchy view.
2. Right click the “ip\_tx - normal” design source and choose “Set as Top”.
3. Locate the Simulation Sources in the Hierarchy view.
4. Right click the “IP\_TX\_TB - Behavioral” simulation source and choose “Set as Top”.
5. In the Flow Navigator panel choose Run Simulation.
   1. To perform a behavioral simulation choose “Run Behavioral Simulation”
   2. To perform a post synthesis functional simulation choose “Run Post-Synthesis Functional Simulation”
   3. To perform a post synthesis timing simulation choose “Run Post-Synthesis Timing Simulation”

**Note: This test bench can only perform behavioral and post-synthesis simulations due to the inability to implement designs using File IO**

1. When the waveform simulation window appears in Vivado run the simulation for a further 85000 ns to ensure full test suite is run.
2. Perform analysis of results:
   1. To determine if the output is correct run a file comparison with a difference check tool on the output file and the expected output “CORRECT” file. Both of these files can be found in the current simulation folder. There should be no differences for a passing result, differences regarding empty lines at the end of either file are acceptable.
   2. To review the wave form:
      1. To analyze the waveform after a simulation has been performed but the waveform window closed, in Vivado choose “Flow -> Open Static Simulation”, locate the .wdb file in the simulation folder, then click and drag “IP\_TX\_TB” from the Scope window to the Waveform window to see the waveforms.